




compensating fiber of total dispersion  $-47.5$  ps/nm, to produce 12 ps pulses. Before launching into the clock recovery circuit, the signal of the final data pattern was amplified in an EDFA and its polarization state was adjusted with a polarization controller.

### Results and discussion

With the EDFA set to provide  $400$   $\mu$ W in the clock recovery ring cavity and the optical delay line adjusted so that the round trip frequency of the clock recovery cavity is a subharmonic of the data repetition frequency, the laser mode-locks. Various pseudo-data patterns have been launched into the cavity by adjusting either the “on” state width of each of the modulators or the delay between them. Figure 2a shows samples of these patterns and figure 2b the corresponding output from the clock recovery circuit trains monitored on a 40 GHz sampling oscilloscope. The recovered clock signal was also monitored on a second harmonic autocorrelator, which showed a 4.7 ps pulse train at 20 GHz after compression with  $-11.4$  ps/nm dispersion compensating fiber. The output from the circuit was also monitored on an RF spectrum analyzer and was compared to the input data pattern. This indicated that the 5, 10 and 15 GHz subharmonics of the input data signal were suppressed by 30 dB at the output of the clock recovery circuit.


**Figure 2: (a) Samples of the input data sequence, and (b) corresponding recovered clock at 20 GHz. The timebase is 100 ps/div.**



By electrically delaying the initial pulse trains from the DFB’s by 33.3 ps, it was also possible to recover clock at 30 GHz. In this instance the pulse width of the recovered pulse train was 12 ps. Further improvements in the output pulses may be obtained by using the design guidelines for optimizing the cavity length and dispersion discussed in ref. /10/. The clock recovery circuit discussed so far is a tuned

circuit that was adjusted with the variable optical delay line to mode-lock at the repetition frequency of the input data pattern. As the data input pattern possesses RF components at both 5 and 10 GHz it has also been possible to obtain clock division by adjustment of the delay line. Figure 3 (a) and (b) shows clock division by a factor 2 and 4 respectively and the pulse width of the divided clock was 4.7 ps.

**Figure 3: Clock divided output at (a) 10 GHz and (b) 5 GHz.**



### Conclusions

We have presented an all-optical clock recovery circuit at 20 and 30 GHz. The circuit was also used for clock division to 5 and 10 GHz.

### Acknowledgments

The authors would like to thank G. Guekos and H. Burkhard for providing the SOA and DFB laser devices and gratefully acknowledge partial support by the CEC via the ESPRIT program, project 36078 DO\_ALL.

### References

- [1] K.L. Hall and K.A. Rauschenbach, *Opt. Lett.* 23, 1271, 1998.
- [2] H.J. Thiele, A.D. Ellis, I.D. Phillips, *Electron. Lett.* 35, 230, 1999.
- [3] K.S. Jepsen, A. Buxens, A.T. Clausen, H.N. Poulsen, B. Mikkelsen, K.E. Stubkjaer, *Electron. Lett.* 34, 472, 1998.
- [4] D.M. Patrick and R.J. Manning, *Electron. Lett.* 30, 151, 1994.
- [5] A.D. Ellis, K. Smith and D.M. Patrick, *Electron. Lett.* 29, 1323, 1993.
- [6] L.E. Adams, E.S. Kintzer, and J.G. Fujimoto, *IEEE Photon. Tech. Lett.* 8, 55, 1996.
- [7] U. Feiste, D.J. As and A. Ehrhardt, *IEEE Photon. Tech. Lett.* 6, 106, 1994.
- [8] R.J. Manning, A.J. Poustie and K.J. Blow, *Electron. Lett.* 32, 1504, 1996
- [9] T. Papakyriakopoulos, A. Hatziefremidis, T. Houbavlis and H. Avramopoulos, *OFC 99 proceedings TuB1, USA.*
- [10] X. Zhang, M. Karlsson, P. Andrekson, *IEEE Photon. Tech. Lett.* 10, 1103, 1998.